RISC VS CISC
RISC is a Reduced Instruction Set Computer. We prefer RISC primarily for battery-operated
light-weight applications like IoT devices that use embedded system controllers or mobile
phones that.
Category: Videos
SystemVerilog – Class based Verification environment
This video explains why we prefer Object Oriented Programming to create the class-based verification environment in SystemVerilog...
SystemVerilog OOP – Polymorphism
This video explains how we use Object Oriented Programming feature Polymorphism to create SystemVerilog testbench which can generate various random test scenarios to verify the RTL.
Create a winning LinkedIn profile
Did you know?
A hire is made every 10 seconds using LinkedIn. Fact from LinkedIn.
UVM SoC Testbench
This video explains how we reuse the IP level UVM test benches at the SoC [System on Chip] level, reusing the IP level UVM sequences to generate various SoC level.
How to ace a Group Discussion
Group Discussion!
I’m sure all of you must have heard or been a part of this activity as part of your job interview process.
Some of us also really look forward to escaping it or pray for a...
SystemVerilog Interfaces
This video explains why we prefer SystemVerilog interfaces than Verilog port level connections to build the IPs & Chips. It also explains the difference between Verilog port level connection and Syst...
How To Be A Charming Communicator
Communication!
Isn’t it the most important skill in your workplace?
From meeting rooms to cafeterias, from initial interview to final exits, from brainstorming to putting minutes of meeting t...
Verilog Programming Series – Finite State Machine
This video explains how to write a synthesizable Verilog program for a simple sequence detector, following the FSM coding style in Verilog. In this video blogging series, we will be explaining the Ve...
Verilog Programming Series – Dual Port Synchronous RAM
This video explains how to write a synthesizable Verilog program for Dual Port Synchronous RAM, using Verilog parameters. In this video blogging series, we will be explaining the Verilog coding style...
