All Posts

• 

  Verilog HDL

  Latency vs Throughput Trade-offs at RTL Level

  • by  Raghavendra H
  • March 25, 2026
• 

  Verilog HDL

  From Simulation Success to Interview Errors: A Student’s Journey into RTL-Correct Verilog Coding

  • by  Sandhya M Sudi
  • February 3, 2026
• 

  Verilog HDL

  Reset Domain Crossing (RDC) in Digital Design

  • by  Megha P Patil
  • December 20, 2025
• 

  Verilog HDL

  AI Meets RTL: Intelligent Cell Selection in VLSI Design

  • by  Megha P Patil
  • December 18, 2025
• 

  Verilog HDL

  Designing for Power, Performance, Area (PPA) Trade-offs at RTL Level

  • by  Raghavendra H
  • December 8, 2025
• 

  Verilog HDL

  A Practical Look at specparam in Verilog

  • by  Basavaraj H
  • December 4, 2025