Maven Silicon – DV Training Partner

Like most of the electronics engineers, I was also allergic to software programming. So it took so many years for me to understand the object oriented programming and learn SystemVerilog and UVM when I was working in EDA industry, because I had to unlearn my HDL coding style and understand how to approach HVL based verification differently. As I wanted to share this learning experience with the next generation engineers and help them to become verification experts in a short span of six months, I introduced the VLSI-RN course at Maven Silicon. >> Read More

Related Posts